Cache Coherency Architect — High-Performance NoC IP

A leading semiconductor solutions provider in Provence-Alpes-Côte d'Azur is seeking a Cache Coherency Architect to design high-performance cache coherency solutions. This role involves collaboration with hardware, software, and verification teams to optimize system integration and performance. The ideal candidate has a strong background in No

C IP development and an educational background in Electrical or Computer Engineering. Competitive salary with bonuses available.

#J-18808-Ljbffr